Filter
Top Products
31
1745D–ATARM–04-Nov-05
AT91M55800A
Figure 11-8. Early Read Protocol
11.6.3 Early Read Wait State
In early read protocol, an early read wait state is automatically inserted when an external write
cycle is followed by a read cycle to allow time for the write cycle to end before the subsequent
read cycle begins (see Figure 11-9). This wait state is generated in addition to any other pro-
grammed wait states (i.e. data float wait).
No wait state is added when a read cycle is followed by a write cycle, between consecutive
accesses of the same type or between external and internal memory accesses.
Early read wait states affect the external bus only. They do not affect internal bus timing.
Figure 11-9. Early Read Wait State
ADDR
NCS
NWE
MCK
NRD
or
ADDR
NCS
NWE
MCK
Write Cycle
Early Read Wait
Read Cycle
NRD